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We present the design and the circuit details of a high-sensitivity microwave vector detection
system, which is aiming for studying the low-dimensional electron system embedded in the slots of a
coplanar waveguide at low temperatures. The coplanar waveguide sample is placed inside a phase-
locked loop; the phase change of the sample may cause a corresponding change in the operation
frequency, which can be measured precisely. We also employ a double-pulse modulation on the
microwave signals, which comprises a fast pulse modulation for gated averaging and a slow pulse
modulation for lock-in detection. In measurements on real samples at low temperatures, this system
provides much better resolutions in both amplitude and phase than most of the conventional vector
analyzers at power levels below -65 dBm.
I. INTRODUCTION
In the study of dynamic magnetotransport behaviors
of low-dimensional electron systems (LDESs), such as
two-dimensional electron systems (2DESs),1,2,3,4,5 quan-
tum wires (QWs)6 , and anti quantum dots (QDs),7 a
microwave vector detection system, which can measure
both the amplitude and the phase variations of the sig-
nals under the influence of the LDESs in magnetic fields,
is indispensable. Usually people use a conventional vec-
tor network analyzer (VNA) as such a detection system
by virtues of its expediency and broadband characteris-
tics. The LDES under test can be either embedded in the
slots of a coplanar waveguide (CPW),1,2,3,4,5,7 attached
to a resonator,8 or directly connected to a coaxial cable;9
then the transmission or reflection property can be mea-
sured, and the transport properties of the LDES can be
extracted therefrom, as the external magnetic field (B),
or the temperature (T ) changes. However, since in most
of these studies the LDES is placed in a very cold environ-
ment with temperature (T ) below 4.2 K, or even down
to several tens of minikelvins, the power of the excita-
tion signal must be very low, normally below −60 dBm,
to avoid joule heating. Moreover, the power reaching the
detection system is even lower due to the loss of coaxial
cables and the sample itself. Hence the resolution of the
data, in particular the phase part, becomes very poor.
In this article, we present the instrumentation and the
details of circuit design of a very-high-sensitivity vec-
tor detection system,10 incorporating phase-locked loop
(PLL) and double pulse techniques. Here we mainly em-
phasize on the application of this system to the study
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of LDESs embedded in the slots of a CPW, which have
been successfully used as broadband sensors.1,2,3,4,5,7 Our
method is especially useful for the case of QDs or QWs,
whose relatively small effective area compared to 2DES
samples usually results in a very small variation on the
transmission coefficient of the CPW sample, and makes
the conventional VNA measurement very formidable and
impractical.
In a typical modern VNA, a PLL is only used in the
very front end of its superheterodyne receiver11 to make
the local oscillator (LO) of the first-stage mixers follow
the reference signal from the tracking source, and thus to
preserve the phase information in the detected signal. In
contrast, we put the CPW sample under test in the high-
frequency signal path of a PLL, which is renowned for its
phase sensitivity, and obtain a great improvement in the
phase resolution. As a matter of fact, the PLL-based
phase detection technique has been applied in the study
of 2DESs using surface acoustic wave (SAW).13 We im-
prove the design of their measurement system, including
a better pulse averaging part, a homodyne amplitude de-
tection part and a loop filter of the PLL, and also replace
the SAW transducers with a coaxial cable delay line and
a broadband CPW containing a LDES under test. All
these result in a very sensitive microwave vector detec-
tion system, which can be operated with extremely low
power levels through samples, making this system very
suitable for low-temperature applications.
This system has been used to study the dynamic mag-
netotransport properties of a QW-array embedded in a
CPW10 with an average power below -65 dBm into the
sample at 0.3 K, and the resolution of the data, includ-
ing both the amplitude and phase variations, surpassed
what most of the commercial VNAs can get at such a
low power level. We have also used this method to ob-
tain very clean data of the high-frequency longitudinal
conductivity, including both the real and the imaginary
2parts, of a 2DES in the quantum Hall plateau.
II. SYSTEM AND CIRCUIT DESIGNS
A. Phase Measurement with a PLL
The principle of phase detection by a PLL12 is quite
straightforward. Two semirigid coaxial cables of total
length L connect the PLL and the CPW sample. The
PLL can tune its operation frequency (f) to ensure the
sum (∆φ) of the phase change of the semirigid cables
(∆φL) and the CPW sample (∆φs) to be 0, i.e. ∆φ =
∆φL + ∆φs = 0, or ∆φs = −∆φL. Here ∆φL can be
easily obtained from ∆ωτL or 2π∆fL/vL, where ω is
the angular frequency (2πf), vL the phase velocity of
the signal in the cable, and τL the delay time of the
coaxial cable. Thereby we can obtain ∆φs directly from
measuring the frequency change (∆f) of the PLL via
∆φs = −∆φL = −2π∆fL/vL = −∆ωτL. (1)
B. Description of the Complete System
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FIG. 1: (Color online) Simplified schematic diagram of the
vector detection system. The meandering CPW containing a
LDES in the gaps is part of the microwave signal path in the
PLL.
Figure 1 shows the complete schematic diagram of the
detection system, consisting of the pulse handling part,
the microwave PLL, and the amplitude readout part, to-
gether with the CPW sample in a cryogenic environment.
The main microwave components of this system are ba-
sically a pair of homodyne mixers (M1 and M2) with
different reference signals of quadrature phase difference
generated by a 90° hybrid (H). The signal from the sam-
ple is divided equally into two part by a power divider
(D). The mixer M1 with a 0° reference (LO1), used as
the phase sensitive detector (PSD), has zero output (IF1)
forced by the PLL, and at the same time the other mixer
M2 with a 90° reference (LO2) has an output (IF2) pro-
portional to the amplitude of the signal.
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FIG. 2: Time sequence of the controlling, sampling, and some
output pulses. The time scale in (b) is much shorter than (a).
To reduce the signal power level and increase the sig-
nal to noise ratio, besides homodyne detection we also
employ a double-pulse modulation scheme to detect and
average the microwave signal. Figure 2 shows the se-
quence of the controlling pulses and some other related
outputs. A short pulse train [GP in Fig. 2(b)] with a
0.2∼2 µs pulse width and a 0.1∼10% duty cycle, pro-
vided by a pulse generator (PG in Fig.1) and gated by
a slow square-wave TTL signal (TTL1) shown in Fig.
2(a) with a period of 1∼10 ms from a lock-in amplifier,
modulates the microwave signal sent to the sample. A
time-delayed pulse (SP) with a 0.2∼1 µs pulse width,
triggered by the modulating pulses, controls a sample-
and-hold (S&H) circuit that samples the IF output (IFO)
of the microwave mixer. The output of the S&H circuit
(SHO) is set to zero by an analog switch when the TTL
gating signal is low. The output of the S&H circuit has
the same characteristic frequency as the signal TTL1,
and hence can be averaged and read out by the lock-in
amplifier.
We use two sets of pulse averaging circuits in this sys-
tem, one for the PLL part and the other for the am-
plitude detection part. Even though the lock-in ampli-
fiers therein are synchronized at the same operating fre-
3quency, their averaging time constants are different. The
time constant of LOCKIN1 in the PLL is about 1∼10
ms for fast loop dynamics, in contrast to 300 ms or 1 s
of LOCKIN2 in the amplitude readout part for low aver-
age noise. The average of the PSD output (IF1) is then
sent to an integrator (loop filter of PLL), whose output
is connected to the frequency modulation (FM) input of
the microwave source (SG), i.e. the VCO of the PLL,
and thus the loop is closed.
C. Pulse Handling Circuits and the Integrator
The short pulse trains used in this system are provided
by a simple single-channel pulse generator TPG110 from
TTi14, which can generate a short reference pulse train
(SYN in Fig. 2) and a pulse train (SP) with tunable
time delay (relative to SYN ), pulse width, and duty cy-
cle, and a homemade pulse shaping circuit (Fig. 3), which
converts the 30-ns-width reference pulses (SYN ) to the
gating pulses (GP) with 0.2∼2 µs pulse width that are
sent to a diode switch (S) to modulate the microwave sig-
nal. A lock-in amplifier (LOCKIN1), SR830 from SRS,15
sends a slow TTL square-wave reference (TTL1) to the
”trigger/gate in” input of TPG110. Another lock-in am-
plifier (LOCKIN2) is externally locked to LOCKIN1 and
used to read the IF output of M2 (IF2).
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FIG. 3: Simple pulse shaping circuit to generate a 0.2-2 µs
pulse from a 30-ns input pulse.
The simple pulse shaping circuit in Fig. 3 consists
of a BJT switch (2N3904), a CMOS and a TTL inver-
tors. During the 30-ns duration given by SYN pulses,
2N3904 is turned on and allows certain amount of charge
(set by R2 and R3) to flow into C1 and the TTL out-
put (GP) will be set to high from low. Afterwards the
voltage across C1 (VC1) drops below 2.5 V due to the
discharging current through R1 (in series with a 1 kΩ re-
sistor), that triggering the following invertors to switch
their statuses and thus making the output (GP) back to
low. The width of the output pulse can be tuned via the
variable resistor R1, and the tunable range of the pulse
width can be adjusted by R2 and R3.
Each IF output of the mixers (M1 and M2) is low-
pass filtered and then amplified by a pulse amplifier be-
FIG. 4: Circuit of a pulse amplifier.
fore fed into the sample-and-hold circuit. The low-pass
filters used here are PLP-5 (f3dB =5MHz) or PLP-70
(f3dB =70MHz) from Mini-Circuits,
16 depending on the
pulse width of the gating pulse (GP). For the pulse ampli-
fier, we use a high-speed low-noise operational amplifier
MAX410717 connected in a non-inverted configuration as
shown in Fig. 4. Its rise/fall time is well below 10 ns for
a typical pulse height (.1 V) in our application.
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FIG. 5: (a) Sample-and-hold circuit with (b) an analog switch
and a buffered output.
The sample-and-hold circuit is shown in Fig. 5. We use
a high-speed sample-and-hold amplifier IC HA-5320-5,18
which provides a 100 ns rise time and a 25 ns aperture
time, and a fast analog switch ADG201HS19 followed by
a buffer BUF0419. The main output of TPG110 (SP)
is connected to the S/H control (lead 14) of HA-5320-
5, and the slow reference TTL1 from LOCKIN1 controls
ADG201HS and makes the output SHO zero as TTL1
goes low.20
A simple integrator shown in Fig. 6 serves as the loop
4FIG. 6: Circuit of the integrator (loop filter) in the phase-lock
loop.
filter of the PLL. The integration time constant (R4C2)
is about 23 ms, which is chosen to be higher then the
time constant of LOCKIN1 such that the dynamics of
the PLL is mainly controlled by this integrator. Two sets
of series-connected diodes (D1) are connected in parallel
from the output of the integrator to the ground with
inverted polarities and used as a voltage limiter to protect
the FM input of the microwave generator (SG). A manual
switch is used to reset the integrator while the PLL is
saturated or unlocked. R5 gives the PLL an adequate
damping that may attenuate unwanted oscillations in the
loop. The dynamic properties of this PLL system will be
discussed later in Sec. III.
D. Microwave Modules
We use several sets of microwave modules to cover the
frequency range from about 100 MHz to 18 GHz. Ta-
ble I lists the model numbers of the modules (including
the vendors in the footnotes21) according to their opera-
tion band. Please note that the amplifers (A) includes a
front-end low-noise preamplifier (LNA) and subsequent
amplifiers to make the total gain about 60 dB. To cover
the whole band, we use two LNAs with noise figure (NF)
better then 1.4 dB and 2.2 dB for frequency range 0.1∼8
GHz and 6∼18 GHz, respectively. The microwave sig-
nal source (SG) used here is model E4421B (250k-3GHz)
or E8254A (250k-40GHz) from Agilent,21 both with FM
bandwidth down to DC.
III. RESULTS AND DISCUSSIONS
A. Response of the PLL
The response of this PLL system is mainly controlled
by four parameters, the power of the signal from the sam-
ple back to the LNA, the sensitivity of LOCKIN1 (Vsen),
the FM deviation per volt (FFM , with unit Hz/V) of the
VCO, and the total length of the semirigid coaxial cables,
all of which can be tuned by the instrumental setting in
our design. The length of the semirigid cables affects the
delay time τL in Eq. 1. We can measure τL precisely
with this PLL system itself without using an additional
conventional VNA or time domain reflectometer (TDR).
In the unlock condition, i.e. with FM off in SG (VCO),
we recorded the output of LOCKIN1 (or LOCKIN2) as a
function of frequency f , and the result can be expressed
as Aul exp(2πfτL + ϕ0) with Aul the oscillation ampli-
tude, and ϕ0 a relative phase factor. Figure 7(a) shows
the oscillations for both LOCKIN1 and LOCKIN2 near
f = 1.2 GHz with only a 10.4-m semirigid cable and no
sample connected to the PLL system between the atten-
uator (AT) and A in Fig.1. As expected, the oscillations
of these two channels are 90° out of phase due to the LO
phase difference of two mixers. From the “frequency”
of these oscillations, we can directly estimate τL to be
53.3 ns. Figure 7(b) shows that τL is a linear function of
the length of the semirigid cable with a finite intercept,
about 2.6 ns, on the vertical axis. This extra delay time
corresponding to a zero-length cable can be attributed
to the time delay in the microwave modules. The peak
power of the microwave signals used in these tests is -70
dBm.
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FIG. 7: (Color online) (a) Output oscillations of LOCKIN1
and LOCKIN2 with only a 10.4-m semirigid cable and no sam-
ple connected to the PLL system. (b) Delay time τL versus
length (L) of the semirigid cable.
The phase change of the CPW device in the experi-
ment is the product of the output of the integrator VFM
in the PLL, FFM and τL while keeping the PLL in the
5TABLE I: The model numbers of the microwave modules.
Band
(GHz)
Diode Switch (S)
Mixer
(M1& M2)
90° Hybrid (H) Divider (O) LNA + Amp (A)
Directional
Coupler (C)
0.1-0.5
0.4-2
ZASWA-2-50DRa ZFM-2000a
QE-18-Ec
QS4-01-464/6c
ZFSC-2-2500a
AFS3-00100800-14-10P-4b
+ ZJL-7Ga × 3
ZFDC-20-5a
(-19.5±0.5dB)
2-4.3 ZASWA-2-50DRa ZEM-4300a QS4-01-464/3c ZFSC-2-10Ga
AFS3-00100800-14-10P-4b
+ ZJL-7Ga × 3
86205Af
(-16.5dB)
4-7
6-18
N138BDF1b DB0218LW2b QS2-07-464/4c 2089-6209-00d
AFS3-00100800-14-10P-4b
+ ZJL-7Ga × 3
AFS5-06001800-22-10P-6b
+ QLW-12124033d
87300Bf
(-16dB)
a Mini-circuits; b MITEQ; c Quinstar; d M/A COM; e Pulsar Microwave; f Agilent.
locked condition. VFMFFM is in fact the change in the
frequency (∆f) of the VCO, which can also be measured
by a microwave counter. FFM of the signal source may
affect the phase resolution: the smaller is the FM devia-
tion set, the higher is the phase sensitivity. However, if
FFM is set too small, the PLL may saturate very easily
(the output of the integrator VFM reaches +1.4 or −1.4
V), and the phase signal readout VFM is also very noisy.
Usually FFM needs to be set properly according to the
dynamic range of the phase signal.
For low-temperature experiments, usually the signal
power to the sample is set by a step attenuator and is
chosen to be the highest value without any heating effect
on the sample. For samples immersed in liquid He3 at 0.3
K, typically a peak power of -50 dBm microwave signal,
equivalent to an average power of -65 to -80 dBm de-
pending on the duty cycle of the modulating pulses, can
be delivered to the sample without raising the sample
temperature.
The response time of the PLL is affected by the total
gain of the loop, which can be obtained from the ampli-
tude of the oscillations in Fig. 7(a) and FFM . Aul can
be easily controlled by Vsen of LOCKIN1, and this pro-
vides a very convenient method to control the response
time of the PLL during the experiment. Figure 8 shows
the step response for different value of Vsen. In this test,
we also used a 10.4-m semirigid cable without sample at-
tached to the PLL system. FFM was set at 1 MHz/V, the
peak power of the microwave signal after the attenuator
was -70 dBm, and the operation frequency was about 1.2
GHz. The step response was measured from the output
of the integrator VFM as function of time right before we
increased the unmodulated frequency of SG by a step of
500 kHz while the PLL was kept in a locked condition.
The rise time of the response can be tuned from 0.63 s
for Vsen = 1 V to 0.015 s for Vsen = 50 mV, and at the
same time the loop dynamic behavior is moved from an
overdamped regime to a slightly underdamped regime.
We also find that the fluctuation of the signal decreases
as Vsen increases. There is apparently a tradeoff between
the speed of the loop and the signal fluctuation.
B. Detection Limit
To gain an idea of the detection limit of this system,
we measured the background noise in the phase signal
with only a 5.4-m semirigid cable attached to the system.
Various microwave modules were used to cover the whole
available frequency range. Figure 9 shows the measured
peak-to-peak phase fluctuation versus frequency for dif-
ferent peak power levels of the microwave signal after
the step attenuator (AT) together with the loss of the
semirigid cable measured by a VNA. The phase signal
was read from VFM and then multiplied by FFMτL. The
measured bandwidth is controlled by the time constant
of the integrator (23 ms), equivalent to about 7 Hz. Vsen
was fixed at 500 mV and VFM was set at 50 kHz/V dur-
ing this test. The modulating pulses had a 2 µs pulse
width and a 1/75 duty cycle. The gating window of the
S&H circuit was 350 ns.
0.0 0.5 1.0
-0.5
0.0
0.5
1.0 50mV
100mV
200mV
500mV
A 1V
Time(S)
FIG. 8: (Color online) Normalized step responses measured
from the output of the integrator with different sensitivity
levels of LOCKIN1.
6The collected data shown in Fig. 9 indicate that below
5 GHz, even for the lowest peak power -90 dBm in our
test, the phase fluctuation is still less than 0.0003°; above
5 GHz to 18 GHz, the fluctuation is still controlled within
about 0.002°. This noise level is remarkably low for such
a low-power signal. Here we want to note that to obtain
the average power value we must further subtract about
-21.8 dBm from the peak power value due to the low
duty cycle. In fact, the signal power reaching the low-
noise amplifier (LNA) is even lower than the input value
claimed above due to the loss of the cable as also shown
in Fig. 9. This may explain the noise in phase increases
at high frequencies. The resolution with a low-T sample
loaded is slightly worse due to the loss of the sample
and extra noise from the cryogenic environment. The
resolution of the amplitude readout for a small-variation
signal can be enhanced by the use of the ”offset” and
”expand” functions of the lock-in amplifier.15
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FIG. 9: (Color online) Background peak-to-peak noises in the
phase signal as functions of frequency f tested with different
power levels. The loss of a 5.4-m semirigid cable is also shown
for comparison.
C. Applications to Low-Dimensional Electron
Systems
In the following we will present measured results for
a 2DES sample (sample A) and a QW array sample
(sample B) to demonstrate the capability of this system.
The 2DES in the sample A is confined in a 20-nm-wide
modulation-doped In0.15Ga0.85As quantum well grown
on GaAs substrate by molecular beam epitaxy (MBE)
technique. The quantum well is separated from a 260
nm Al0.3Ga0.7As Si-doped layer by a 15-nm GaAs and
a 5nm Al0.3Ga0.7As undoped spacer layers. This 2DES
has an electron density of 5.95×1011 cm−2 and a mobility
of about 3.2× 105 cm2/V s at 0.3 K. A 50-Ω (Zo) mean-
dering CPW made of Au(300 nm)/Ti(10 nm) with a 36
µm wide central conductor and a 23 µm gap (d) between
the central conductor and the ground plane at both sides
is manufactured on the surface of the substrate. The ef-
fective length ℓ of the meandering CPW is 2.25 cm. The
sample is immersed in liquid 3He (0.3 K) with applied
B perpendicular to the sample surface. The real part
and the imaginary part of the longitudinal conductivity
can be deduced from the relative amplitude change1 of
the microwave signal (∆A/A) and the phase difference22
obtained from Eq. 1, respectively, via
Re{σxx} = d ·
ln |∆A/A|
Zoℓ
, (2)
and
Im{σxx} = d ·
∆φs
Zoℓ
. (3)
Figure 10 shows the Re{σxx} and Im{σxx} of the sam-
ple A at 6.99 GHz for B between 3 and 10 T. The scale
bar on the plot is 10 µS for both curves. The peak power
into the sample was about -85 dBm, and the equivalence
average power was only about -105 dBm. The Re{σxx}
curve shows clear broad minima near zero conductance
around integer Landau level filling factors (ν), while the
Im{σxx} curve exhibits a concave shape in the plateau
regime and a deep minimum in the transition region be-
tween adjacent Hall states. This observation is very sim-
ilar to what Hohls et al.9 reported; however, compared
to their presented data (Fig. 2 in Ref. 9), our data give a
much less background noise than theirs. The background
fluctuation for both curves in Fig. 10 is only about 50
nS.
4 6 8 10
Im{sxx}
f0=6.99 GHz
SAMPLE A
6 4
10 mS
B (Tesla)
Re{sxx}
3
0
0
FIG. 10: (Color online) Measured Re{σxx} and Im{σxx} of a
2DES in an InGaAs quantum well embedded in the slots of
a CPW at 0.3 K with the PLL operating at 6.99 GHz. The
integer number with an arrow marks the Landau level filling
factor at that field.
The sample B is fabricated from a typical MBE-grown
modulation-doped GaAs/AlGaAs heterostructure con-
taining a 2DES, which is 150 nm under the surface. The
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FIG. 11: (Color online) Relative amplitude change (∆A)and
the phase variation (∆φs) of a CPW containing a QW-array
in the slots.
mobility of the 2DES is 1.6×105 cm2/Vs at 4K, and
the density is 1.02×1011 cm−2. The 2DES under the
CPW pattern was first removed by chemical etching be-
fore the metal-film deposition. The 2DES left in the gap
was then patterned into about 7000 identical QW mesas,
each of 0.7 µm wide and 20 µm long, by using e-beam
lithography and chemical etching. Other experimental
details can be found in our previous publication.10 Fig-
ure 11 shows a typical data, including both the amplitude
change and the phase variation as a function of B. The
peak power of the pulsed microwave signals used in this
measurement was −50 dBm (about −66 dBm in average)
before fed into the sample. The amplitude and phase
fluctuations in ∆A and ∆φs data are less than 0.003%
and 0.001°, respectively. The Landau level filling factor
(ν) is assigned according to the electron density in each
QW from the Shubnikov-de-Haas oscillations observed in
high-frequency data.10
In summary, we have developed and demonstrated
a high-sensitivity vector detection system for very low-
power microwave signals used in a CPW broadband sen-
sor. This system is a very powerful tool in studying the
dynamic behaviors of LDESs at low temperatures.
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